

## 1 Megabit (64K x 16, Chip Erase) FLASH MEMORY

- FAST ACCESS TIME: 90ns
- LOW POWER CONSUMPTION
  - Standby Current: 100μA Max
- 10,000 ERASE/PROGRAM CYCLES
- 12V PROGRAMMING VOLTAGE
- TYPICAL BYTE PROGRAMMING TIME 10µs (PRESTO F ALGORITHM)
- ELECTRICAL CHIP ERASE in 1s RANGE
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- OTP COMPATIBLE PACKAGES and PINOUTS for PLCC44 and TSOP40
- EXTENDED TEMPERATURE RANGES





Figure 1. Logic Diagram

## **DESCRIPTION**

The M28F102 FLASH MEMORY is a non-volatile memory which may be erased electrically at the chip level and programmed word-by-word. It is organised as 64K words of 16 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The M28F102 FLASH MEMORY is suitable for applications where the memory has to be reprogrammed in the equipment. The access time of 100ns makes the device suitable for use in high speed microprocessor systems.

Table 1. Signal Names

A0 - A15	Address Inputs
DQ0 - DQ15	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
V <sub>PP</sub>	Program Supply
Vcc	Supply Voltage
V <sub>SS</sub>	Ground



September 1995

Figure 2A. LCC Pin Connections





Figure 2B. TSOP Pin Connections



Warning: NC = Not Connected

Warning: NC = Not Connected

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature grade 1 grade 3 grade 6		0 to 70 -40 to 125 -40 to 85	°C
T <sub>STG</sub>	Storage Temperature		-65 to 150	°C
V <sub>IO</sub>	Input or Output Voltages		-0.6 to 7	V
V <sub>CC</sub>	Supply Voltage		-0.6 to 7	V
V <sub>A9</sub>	A9 Voltage		-0.6 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage, during Erasor Programming	Program Supply Voltage, during Erase		

**Note:** Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

### **DEVICE OPERATION**

The M28F102 FLASH MEMORY employs a technology similar to a 1 Megabit EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the V<sub>PP</sub>, program voltage,

input. When  $V_{PP}$  is less than or equal to 6.5V, the command register is disabled and M28F102 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When  $V_{PP}$  is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations.

## READ ONLY MODES, $V_{PP} \le 6.5V$

For all Read Only Modes, except Standby Mode, the Write Enable input  $\overline{W}$  should be High. In the Standby Mode this input is 'don't care'.

**Read Mode.** The M28F102 has two enable inputs,  $\overline{E}$  and  $\overline{G}$ , both of which must be Low in order to output data from the memory. The Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data on to the output, independant of the device selection.

**Standby Mode.** In the Standby Mode the maximum supply current is reduced. The device is placed in the Standby Mode by applying a High to the Chip Enable  $(\overline{E})$  input. When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable  $(\overline{G})$  input.

Output Disable Mode. When the Output Enable  $(\overline{G})$  is High the outputs are in a high impedance state.

Electronic Signature Mode. This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equipment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with E and G Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

READ/WRITE MODES,  $11.4V \le V_{PP} \le 12.6V$ 

When V<sub>PP</sub> is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one cycle and followed by a read cycle to output the manufacturer or device codes.

A write to the command register is made by bringing  $\overline{W}$  Low while  $\overline{E}$  is Low. The falling edge of  $\overline{W}$  latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage  $V_{CC}$  and the program voltage  $V_{PP}$  can be applied in any order. When the device is powered up or when  $V_{PP}$  is  $\leq 6.5 \text{V}$  the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may chose to provide a constant high  $V_{PP}$  and use the register commands for all operations, or to switch the  $V_{PP}$  from low to high only when needing to erase or program the memory. All command register access is inhibited when

Table 3. Operations (1)

	<b>V</b> PP	Operation	Ē	G	w	A9	DQ0 - DQ15
Read Only	V <sub>PPL</sub>	Read	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	A9	Data Output
		Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Hi-Z
		Standby	V <sub>IH</sub>	Х	Х	Х	Hi-Z
		Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Codes
Read/Write (2)	V <sub>PPH</sub>	Read	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	A9	Data Output
		Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> Pulse	A9	Data Input
		Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	Hi-Z
		Standby	V <sub>IH</sub>	Х	х	Х	Hi-Z

**Notes:** 1.  $X = V_{IL}$  or  $V_{IH}$ 

2. Refer also to the Command Table

**Table 4. Electronic Signature** 

Identifier	A0	DQ15-DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	VIL	0	0	0	1	0	0	0	0	0	0020h
Device Code	V <sub>IH</sub>	0	0	1	0	1	0	0	0	0	0050h

Table 5. Commands (1)

Command	Cycles		1st Cycle	)	2nd Cycle			
Command	Cycles	Operation	A0-A15	DQ0-DQ15 <sup>(2)</sup>	Operation	A0-A15	DQ0-DQ15 <sup>(2)</sup>	
Read	1	Write	Х	xx00h				
Electronic	2	Write	X	xx90h	Read	0000h	0020h	
Signature		VVIIIC	te X XX90n		Read	0001h	0050h	
Setup Erase/	2	Write	Х	xx20h				
Erase					Write	Х	xx20h	
Erase Verify	2	Write	A0-A15	xxA0h	Read	Х	Data Output	
Setup Program/	2	Write	Х	xx40h				
Program					Write	A0-A15	Data Input	
Program Verify	2	Write	Х	xxC0h	Read	Х	Data Output	
Reset	2	Write	Х	0FFFFh	Write	Х	0FFFFh	

**Notes:** 1.  $X = V_{IL}$  or  $V_{IH}$  2. x = Don't Care.

## READ/WRITE MODES (cont'd)

 $V_{CC}$  falls below the Erase/Write Lockout Voltage ( $V_{LKO}$ ) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

**Read Mode.** The Read Mode is the default at power up or may be set-up by writing 'xx00h' to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 'xx90h' to the command register. The following read cycle, with address inputs 0000h or 0001h, output the manufacturer or device type codes. The command is terminated by writing another valid command to the command register (for example Reset).

**Erase and Erase Verify Modes.** The memory is erased by first Programming all words to 0000h, the Erase command then erases them to 0FFFFh. The Erase Verify command is then used to read the memory word-by-word for a content of 0FFFFh.

The Erase Mode is set-up by writing 'xx20h' to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of  $\overline{W}$  during this second cycle.

Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 'xxA0h' to the command register and at the same time supplying the address of the word to be verified. The rising edge of  $\overline{W}$  during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 'xxA0h' with the address of the word to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFFFh, another Erase operation is performed and verification continues from the address of the last verified word. The command is terminated by writing another valid command to the command register (for example Program or Reset).

Program and Program Verify Modes. The Program Mode is set-up by writing 'xx40h' to the command register. This is followed by a second write cycle which latches the address and data of the word to be programmed. The rising edge of  $\overline{W}$  during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 'xxC0h' to the command register. The rising edge of  $\overline{W}$  during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

**Reset Mode.** This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFFFh two times to the command register. The command should be followed by writing a valid command to the the command register (for example Read).

## **AC MEASUREMENT CONDITIONS**

 $\begin{array}{ll} \mbox{Input Rise and Fall Times} & \leq 10 \mbox{ns} \\ \mbox{Input Pulse Voltages} & 0.45 \mbox{V to } 2.4 \mbox{V} \\ \mbox{Input and Output Timing Ref. Voltages} & 0.8 \mbox{V to } 2 \mbox{V} \\ \end{array}$ 

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1)  $(T_A = 25 \, ^{\circ}C, f = 1 \, \text{MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% tested

Table 7. DC Characteristics (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V<sub>CC</sub> = 5V  $\pm$  5% or 5V  $\pm$  10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
lμ	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μΑ
Icc	Supply Current (Read)	$\overline{E} = V_{IL},f = 8MHz$		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
ICC1	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μΑ
I <sub>CC2</sub> <sup>(1)</sup>	Supply Current (Programming)	During Programming		10	mA
I <sub>CC3</sub> <sup>(1)</sup>	Supply Current (Program Verify)	During Verify		30	mA
Icc4 <sup>(1)</sup>	Supply Current (Erase)	During Erasure		15	mA
I <sub>CC5</sub> <sup>(1)</sup>	Supply Current (Erase Verify)	During Erase Verify		30	mA
I <sub>CC6</sub> <sup>(1)</sup>	Supply Current (Electronic Signature)	A9 = V <sub>ID</sub>		30	mA
$I_{LPP}$	Program Leakage Current	$V_{PP} \leq V_{CC}$		±10	μΑ
I <sub>PP</sub>	Program Current (Read or	VPP > VCC		200	μΑ
ipp	Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μΑ
I <sub>PP1</sub> <sup>(1)</sup>	Program Current (Programming)	V <sub>PP</sub> = V <sub>PPH</sub> , During Programming		50	mA
I <sub>PP2</sub> <sup>(1)</sup>	Program Current (Program Verify)	V <sub>PP</sub> = V <sub>PPH</sub> , During Verify		5	mA
I <sub>PP3</sub> <sup>(1)</sup>	Program Current (Erase)	V <sub>PP</sub> = V <sub>PPH</sub> , During Erase		50	mA
I <sub>PP4</sub> <sup>(1)</sup>	Program Current (Erase Verify)	V <sub>PP</sub> = V <sub>PPH</sub> , During Erase Verify		5	mA
I <sub>PP5</sub> <sup>(1)</sup>	Program Current (Electronic Signature)	A9 = V <sub>ID</sub>		500	μΑ
$V_{IL}$	Input Low Voltage		-0.5	0.8	V
$V_{IH}$	Input High Voltage TTL		2	V <sub>CC</sub> + 0.5	>
VIH	Input High Voltage CMOS		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA (grade 1)		0.45	V
VOL	Output Low Voltage	I <sub>OL</sub> = 2.1mA (grade 3&6)		0.45	>
	Output High Voltage CMOS	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.4		V
$V_{OH}$	Cutput Flight Voltage CiviCS	$I_{OH} = -2.5 \text{mA}$	0.85 V <sub>CC</sub>		V
	Output High Voltage TTL	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Read Operations)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Read/Write Operations)		11.4	12.6	V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.5	13	V
I <sub>ID</sub> <sup>(1)</sup>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		200	μΑ
V <sub>LKO</sub>	Supply Voltage, Erase/Program Lock-out		2.5		V

Note: 1. Not 100% tested. Characterisation Data available.

Table 8A. Read Only Mode AC Characteristics (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C;  $V_{CC}$  = 5V  $\pm$  5% or 5V  $\pm$  10%; 0V  $\leq$  V<sub>PP</sub>  $\leq$  6.5V)

						M28	F102			
Symbol	Alt	Parameter	Test Condition	-,	90	-1	00	-1:	20	Unit
				Min	Max	Min	Max	Min	Max	
t <sub>WHGL</sub>	-	Write Enable High to Output Enable Low		6		6		6		μs
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	90		100		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		90		100		120	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	E = V <sub>IL</sub>	0		0		0		ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		50		60	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	40	0	40	ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested

Table 8B. Read Only Mode AC Characteristics ((T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C;  $V_{CC}$  = 5V  $\pm$  5% or 5V  $\pm$  10%; 0V  $\leq$  V<sub>PP</sub>  $\leq$  6.5V)

					M28	F102		
Symbol	Alt	Parameter	Test Condition	-150		-200		Unit
				Min	Max	Min	Max	
twhgL	-	Write Enable High to Output Enable Low		6		6		μs
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	150		200		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		150		200	ns
t <sub>ELQX</sub> (1)	$t_{LZ}$	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>ELQV</sub>	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t <sub>GLQV</sub>	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		70		70	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	35	0	45	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns

Note: 1. Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms





Figure 6. Read Command Waveforms






Figure 7. Electronic Signature Command Waveforms

Table 9A. Read/Write Mode AC Characteristics,  $\overline{W}$  and  $\overline{E}$  Controlled (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V<sub>CC</sub> = 5V  $\pm$  10% or 5V  $\pm$  5%)

					M28	F102			
Symbol	Alt	Parameter	-6	90	-1	00	-1	20	Unit
			Min	Max	Min	Max	Min	Max	
t <sub>VPHEL</sub>		V <sub>PP</sub> High to Chip Enable Low	1		1		1		μs
t <sub>VPHWL</sub>		V <sub>PP</sub> High to Write Enable Low	1		1		1		μs
t <sub>WHWH3</sub>	twc	Write Cycle Time (W controlled)	90		100		120		ns
t <sub>EHEH3</sub>	twc	Write Cycle Time (E controlled)	90		100		120		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		0		ns
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		0		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	40		60		60		ns
t <sub>ELAX</sub>		Chip Enable Low to Address Transition	60		80		80		ns
t <sub>ELWL</sub>	tcs	Chip Enable Low to Write Enable Low	15		20		20		ns
t <sub>WLEL</sub>		Write Enable Low to Chip Enable Low	0		0		0		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		0		μs
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		0		μs
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	40		50		50		ns
t <sub>DVEH</sub>		Input Valid to Chip Enable High	35		50		50		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	40		60		60		ns
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	45		70		70		ns
$t_{WHDX}$	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		10		ns
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		10		ns
twHwH1		<u>Du</u> ration of Program Operation (W contr.)	9.5		9.5		9.5		μs
t <sub>EHEH1</sub>		Duration of Program Operation (E contr.)	9.5		9.5		9.5		μs
t <sub>WHWH2</sub>		Duration of Erase Operation (W contr.)	9.5		9.5		9.5		ms
t <sub>EHEH2</sub>		Duration of Erase Operation (E contr.)	9.5		9.5		9.5		ms
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		0		ns
t <sub>EHWH</sub>		Chip Enable High to Write Enable High	0		0		0		ns
$t_{WHWL}$	t <sub>WPH</sub>	Write Enable High to Write Enable Low	20		20		20		ns
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		20		ns
t <sub>WHGL</sub>		Write Enable High to Output Enable Low	6		6		6		μs
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		6		μs
t <sub>AVQV</sub>	t <sub>ACC</sub>	Addess Valid to data Output		90		100		120	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid		90		100		120	ns
tglax (1)	tolz	Output Enable Low to Output Transition	0 0 0			ns			
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid		50		50		60	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z		40		40		40	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		30		30		30	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	0		0		0		ns

Note: 1. Sampled only, not 100% tested

# Table 9B. Read/Write Mode AC Characteristics, $\overline{W}$ and $\overline{E}$ Controlled (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V<sub>CC</sub> = 5V $\pm$ 10% or 5V $\pm$ 5%)

				M28	F102		
Symbol	Alt	Parameter	-1	50	-2	00	Unit
			Min	Max	Min	Max	
t <sub>VPHEL</sub>		V <sub>PP</sub> High to Chip Enable Low	1		1		μs
t <sub>VPHWL</sub>		V <sub>PP</sub> High to Write Enable Low	1		1		μs
t <sub>WHWH3</sub>	t <sub>WC</sub>	Write Cycle Time (W controlled)	150		200		ns
t <sub>EHEH3</sub>	twc	Write Cycle Time (E controlled)	150		200		120
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		ns
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	60		75		ns
t <sub>ELAX</sub>		Chip Enable Low to Address Transition	80		80		ns
t <sub>ELWL</sub>	tcs	Chip Enable Low to Write Enable Low	20		20		ns
twlel		Write Enable Low to Chip Enable Low	0		0		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		μs
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		μs
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	50		50		ns
t <sub>DVEH</sub>		Input Valid to Chip Enable High	50		50		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	70		80		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		ns
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		ns
t <sub>WHWH1</sub>		Duration of Program Operation (W controlled)	9.5		9.5		μs
t <sub>EHEH1</sub>		Duration of Program Operation (E controlled)	9.5		9.5		μs
t <sub>WHWH2</sub>		Duration of Erase Operation (W controlled)	9.5		9.5		ms
t <sub>EHEH2</sub>		Duration of Erase Operation (E controlled)	9.5		9.5		ms
twheh	tcH	Write Enable High to Chip Enable High	0		0		ns
t <sub>EHWH</sub>		Chip Enable High to Write Enable High	0		0		ns
twhwL	twpH	Write Enable High to Write Enable Low	20		20		ns
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		ns
t <sub>WHGL</sub>		Write Enable High to Output Enable Low	6		6		μs
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		μs
t <sub>AVQV</sub>	t <sub>ACC</sub>	Addess Valid to data Output		150		200	ns
t <sub>ELQX</sub> (1)	$t_{LZ}$	Chip Enable Low to Output Transition	0		0		ns
$t_{ELQV}$	t <sub>CE</sub>	Chip Enable Low to Output Valid		150		200	ns
t <sub>GLQX</sub> (1)	toLZ	Output Enable Low to Output Transition	0		0		ns
$t_{GLQV}$	toE	Output Enable Low to Output Valid		70		70	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z		55		60	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		35		45	ns
taxqx	tон	Address Transition to Output Transition	0		0		ns

Note: 1. Sampled only, not 100% tested




Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled




Figure 9. Erase Set-up and Erase Verify Commands Waveforms,  $\overline{\mathbb{E}}$  Controlled

tGHQZ **tEHQZ** A100634 DATA OUT tGLQV VERIFY READ ····· tWHGL tELQV. tWHDX tWLWH COMMAND — PROGRAM — VERIFY SET-UP tWHEH ▶ PROGRAM OPERATION tDVWH ----- tWHWH1 terwr 🕂 tWHDX ADDRESS AND — DATA LATCH tWLAX DATA IN ₩HEH ♣ VALID – tWHWH3 **tWHDX tWHWL** ₹ WMF tELWL COMMAND PROGRAM SET-UP — ‡WHEH ₱ **₩** ↑ tVPHEL tGHWL telwl 🗕 DQ0-DQ15 A0-A15 УРР Iш lσ |≥

Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled





Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

Figure 12. Erasing Flowchart




 $\textbf{Limit:}\ 1000\ at\ grade\ 1;\ 6000\ at\ grades\ 3\ \&\ 6.$ 

## PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programs all words to 0000h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 'xx20h' to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 'xxA0h' to the command register together with the address of the word to be verified. The subsequent read cycle reads the data which is compared to 0FFFFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFFFh fails. If this occurs, the address of the last word checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.


Figure 13. Programming Flowchart



## PRESTO F PROGRAM ALGORITHM

The PRESTOF Programming Algorithm applies a series of 10µs programming pulses to a word until a correct verify occurs. Up to 25 programming operations are allowed for one word. Program is set-up by writing 'xx40h' to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 'xxC0h' to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.

## **ORDERING INFORMATION SCHEME**




For a list of available options (Speed, Vcc Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

PLCC44 - 44 lead Plastic Leaded Chip Carrier, square

Symb		mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max		
А		4.20	4.70		0.165	0.185		
A1		2.29	3.04		0.090	0.120		
В		0.33	0.53		0.013	0.021		
B1		0.66	0.81		0.026	0.032		
D		17.40	17.65		0.685	0.695		
D1		16.51	16.66		0.650	0.656		
D2		14.99	16.00		0.590	0.630		
Е		17.40	17.65		0.685	0.695		
E1		16.51	16.66		0.650	0.656		
E2		14.99	16.00		0.590	0.630		
е	1.27	_	1	0.050	_	_		
N		44		44				
СР			0.10			0.004		

PLCC44




Drawing is not to scale

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		13.80	14.20		0.543	0.559
D1		12.30	12.50		0.484	0.492
Е		9.90	10.10		0.390	0.398
е	0.50	-	_	0.020	_	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	40			40		
СР			0.10			0.004

TSOP40



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - China - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

