FLASH MEMORY

CMOS

16M (2M \times 8/1M \times 16) BIT

MBM29F160TE55/70/90 MBM29F160BE55/70/90

■ DESCRIPTION

The MBM29F160TE/BE is a 16M-bit, 5.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29F160TE/BE is offered in a 48-pin TSOP (I) package. The device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. 12.0 V Vpp is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29F160TE/BE offers access times of 55 ns, 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable $(\overline{\text{CE}})$, write enable $(\overline{\text{WE}})$ and output enable $(\overline{\text{OE}})$ controls.


The MBM29F160TE/BE is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

(Continued)

■ PRODUCT LINE UP

	MBM29F160TE/BE								
	55	70	90						
Power Supply Voltage (V)	V_{CC} = 5.0 $V \pm 5$ %	Vcc = 5.0 V ± 10 %							
Max. Address Access Time (ns)	55	70	90						
Max. CE Access Time (ns)	55	70	90						
Max. OE Access Time (ns)	30	30	40						

■ PACKAGES



(Continued)

The MBM29F160TE/BE is programmed by executing the program command sequence. This will invoke the Embedded Program^{TM*} Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase^{TM*} Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29F160TE/BE is erased when shipped from the factory. The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/\overline{BY} output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

The MBM29F160TE/BE also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29F160TE/BE memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

■ FEATURES

- 0.23 μm Process Technology
- Single 5.0 V read, program and erase

Minimizes system level power requirements

· Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP (I) (Package suffix: TN-Normal Bend Type, TR-Reversed Bend Type)

- Minimum 100,000 program/erase cycles
- · High performance

55 ns maximum access time

· Sector erase architecture

One 8K word, two 4K words, one 16K word, and thirty-one 32K words sectors in word mode One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase

· Boot Code Sector Architecture

T = Top sector

B = Bottom sector

• Embedded Erase Algorithms

Automatically pre-programs and erases the chip or any sector

· Embedded Program Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

- Low Vcc write inhibit ≤ 4.2 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Hardware RESET pin

Resets internal state machine to the read mode

Sector protection

Hardware method disables any combination of sectors from program or erase operations

• Temporary sector unprotection

Temporary sector unprotection via the RESET pin


- In accordance with CFI (Common Flash Memory Interface)
- WP Input pin (Hardware Protect)

At V_{IL}, allows protection of boot sectors, regardless of sector protection/unprotection status

At V_{IH}, allows removal of boot sector protection

At open, allows removal of boot sector protection (MBM29F160TE/BE)

■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS


Table 1 MBM29LV160TE/BE Pin Configuration

Pin name	Function
A-1, A ₀ to A ₁₉	Address Inputs
DQ ₀ to DQ ₁₅	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ BY	Ready/Busy Output
RESET	Hardware Reset Pin/ Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
WP	Hardware Write Protection
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

■ BLOCK DIAGRAM



■ LOGIC SYMBOL



■ DEVICE BUS OPERATIONS

Table 2 MBM29F160TE/BE User Bus Operation (BYTE = VIH)

Operation	CE	ŌĒ	WE	Ao	A 1	A 6	A 9	DQ₀ to DQ₁₅	RESET	WP
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	VID	Code	Н	Х
Auto-Select Device Code *1	L	L	Н	Н	L	L	VID	Code	Н	Х
Read *3	L	L	Н	A ₀	A 1	A 6	A 9	D оит	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н	Х
Write (Program/Erase)	L	Н	L	A ₀	A 1	A 6	A 9	Din	Н	Х
Enable Sector Protection *2, *4	L	VID	T	L	Н	L	VID	Х	Н	Х
Verify Sector Protection *2, *4	L	L	Н	L	Н	L	VID	Code	Н	Х
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L	Х
Boot Block Write Protection	Х	Х	Х	Χ	Χ	Х	Χ	Х	Х	L

Table 3 MBM29F160TE/BE User Bus Operation (BYTE = V_{IL})

Operation	CE	ŌE	WE	DQ ₁₅ /A ₋₁	Ao	A 1	A 6	A 9	DQ ₀ to DQ ₇	RESET	WP
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	L	VID	Code	Н	Х
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	VID	Code	Н	Х
Read *3	L	L	Н	A -1	A 0	A 1	A 6	A 9	D оит	Н	Х
Standby	Н	Х	Х	Х	Χ	Х	Х	Χ	High-Z	Н	Х
Output Disable	L	Н	Н	Х	Χ	Х	Х	Χ	High-Z	Н	Х
Write (Program/Erase)	L	Н	L	A -1	A 0	A 1	A 6	A 9	Din	Н	Х
Enable Sector Protection *2, *4	L	VID	ப	L	L	Н	L	VID	Х	Н	Х
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	VID	Code	Н	Х
Temporary Sector Unprotection	Х	Х	Х	Х	Χ	Х	Х	Х	Х	VID	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Χ	Х	Х	Х	High-Z	L	Χ
Boot Block Write Protection	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}. T = pulse input. See DC Characteristics for voltage levels.

^{*1:} Manufacturer and device codes may also be accessed via a command register write sequence. See Table 4.

^{*2:} Refer to the section on Sector Protection.

^{*3:} \overline{WE} can be V_{IL} if \overline{OE} is $V_{IL},$ \overline{OE} at V_{IH} initiates the write operations.

^{*4:} Vcc = 5.0 V ± 10 %

Table 4 MBM29F160TE/BE Standard Command Definitions

Commar Sequence		Bus Write Cycles	First Write		Secon Write		Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write	
(Notes 1, 2,	3, 5)	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset (Note 6)	Word /Byte	1	XXXh	F0h	RA	RD	_	_	_	_	_	_	_	
Read/Reset	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD				
(Note 6)	Byte	3	AAAh	AAII	555h	3311	AAAh	FUII	KA	או	_	_	_	_
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h						
Autoselect	Byte	3	AAAh	AAII	555h	3311	AAAh	9011	\perp	_	_	_	_	_
Byte/Word	Word	555h 2AAh 555h 40k	DA DD											
Program (Notes 3, 4)	Byte	4	AAAh	AAh	555h	55h	AAAh	A0h	PA	PD	_	_	_	_
Chip Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Chip Liase	Byte		AAAh	AAII	555h	3311	AAAh	0011	AAAh	AAII	555h	3311	AAh	100
Sector	Word		555h		2AAh		555h		555h		2AAh			
Erase (Note 3)	Byte	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	SA	30h
Sector Erase Suspend	Word /Byte	1	Erase	Erase can be suspended during sector erase with addr. ("H" or "L"). Data (B0h)										
Sector Erase Resume	Word /Byte	1	Erase can be resumed after suspend with addr. ("H" or "L"). Data (30h)											

Notes: 1. Address bits A_{11} to A_{19} = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

- 2. Bus operations are defined in Tables 2 and 3.
- 3. RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂ will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of WE.
- 5. The system should generate the following address patterns:

Word Mode: 555h or 2AAh to addresses Ao to Ao

Byte Mode: AAAh or 555h to addresses A-1 to A10

6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Table 5 MBM29F160TE/BE Extended Command Definitions

	Command Sequence		First Bus Write Cycle		Secon Write	d Bus Cycle		l Bus Cycle	Fourth Bus Read Cycle	
Sequence		Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Set to Fast	Word	3	555h	AAh	2AAh	55h	555h	20h		
Mode	Byte	3	AAAh	AAII	555h	5511	AAAh	2011	_	_
Fast Program *1	Word	2	XXXh	A0h	PA	PD				
rast Flogram	Byte	2	XXXh	Aun	FA	PD	_	_	_	_
Reset from Fast	Word	2	XXXh	90h	XXXh	F0h *3				
Mode *1	Byte	2	XXXh	9011	XXXh	FUII 3	_	_	_	_
Query	Word	2	55h	00h						
Command *2	Byte	2	AAh	98h		_		_	_	_

SPA: Sector Address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.

SD : Sector protection verify data. Output 01h at protected sector addresses and output 00h at unprotected sector addresses.

^{*1:} This command is valid while fast mode.

^{*2:} Addresses from system set to Ao to Ao. The other addresses are "Don't Care".

^{*3:} The data "00h" is also acceptable.

Table 6.1 MBM29F160TE/BE Sector Protection Verify Autoselect Code

	Туре		A ₁₂ to A ₁₉	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufacture's	Code		Х	VIL	VIL	VıL	VIL	04h
	MBM29F160TE		Х	VıL	VIL	ViH	VIL	D2h
Device Code	INDINI29F 1001E	Word	^	V IL	VIL	VIH	Х	22D2h
Device Code	MBM29F160BE	Byte	Х	VIL	VIL	ViH	VIL	D8h
	MBM29F160BE Wo		^	V IL	VIL	VIH	Х	22D8h
Sector Protecti	on		Sector Addresses	VıL	VIH	VIL	VIL	01h*²

^{*1:} A-1 is for Byte mode.

Table 6.2 Expanded Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ8	DQ ₇	DQ ₆	DQ₅	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ₀
Manufacture's Code		_	04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29F160	(B)	D2h	A -1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	1	1	0	1	0	0	1	0
Device	TE	(W)	22D2h	0	0	1	0	0	0	1	0	1	1	0	1	0	0	1	0
Code	MBM29F160	(B)	D8h	A -1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	1	1	0	0	1	0	0	0
	BE (V		22D8h	0	0	1	0	0	0	1	0	1	1	0	0	1	0	0	0
Sector I	Protection		01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode

(W): Word mode

Hi-Z: High-Z

^{*2:} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 8K word, two 4K words, one 16K word and thirty-one 32K words sectors in word mode.
- One 16K byte, two 8K bytes, one 32K byte and thirty-one 64K bytes sectors in byte mode.
- · Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

Table 7 Sector Address Table (MBM29F160TE)

Sector A A A A A A A A A A A A A A A A A A A										
Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	Χ	Χ	Χ	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	0	0	0	1	Χ	Χ	Χ	10000h to 1FFFFh	08000h to 0FFFFh
SA2	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA3	0	0	0	1	1	Χ	Χ	Χ	30000h to 3FFFFh	18000h to 1FFFFh
SA4	0	0	1	0	0	Χ	Χ	Χ	40000h to 4FFFFh	20000h to 27FFFh
SA5	0	0	1	0	1	Χ	Х	Χ	50000h to 5FFFFh	28000h to 2FFFFh
SA6	0	0	1	1	0	Χ	Χ	Χ	60000h to 6FFFFh	30000h to 37FFFh
SA7	0	0	1	1	1	Χ	Χ	Χ	70000h to 7FFFFh	38000h to 3FFFFh
SA8	0	1	0	0	0	Χ	Χ	Χ	80000h to 8FFFFh	40000h to 47FFFh
SA9	0	1	0	0	1	Χ	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA10	0	1	0	1	0	Χ	Χ	Χ	A0000h to AFFFFh	50000h to 57FFFh
SA11	0	1	0	1	1	Χ	Χ	Χ	B0000h to BFFFFh	58000h to 5FFFFh
SA12	0	1	1	0	0	Χ	Х	Χ	C0000h to CFFFFh	60000h to 67FFFh
SA13	0	1	1	0	1	Χ	Х	Χ	D0000h to DFFFFh	68000h to 6FFFFh
SA14	0	1	1	1	0	Χ	Х	Χ	E0000h to EFFFFh	70000h to 77FFFh
SA15	0	1	1	1	1	Χ	Х	Χ	F0000h to FFFFFh	78000h to 7FFFFh
SA16	1	0	0	0	0	Х	Х	Х	100000h to 10FFFFh	80000h to 87FFFh
SA17	1	0	0	0	1	Χ	Х	Х	110000h to 11FFFFh	88000h to 8FFFFh
SA18	1	0	0	1	0	Χ	Х	Х	120000h to 12FFFFh	90000h to 97FFFh
SA19	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh	98000h to 9FFFFh
SA20	1	0	1	0	0	Х	Х	Х	140000h to 14FFFFh	A0000h to A7FFFh
SA21	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh	A8000h to AFFFFh
SA22	1	0	1	1	0	Х	Х	Х	160000h to 16FFFFh	B0000h to B7FFFh
SA23	1	0	1	1	1	Х	Х	Х	170000h to 17FFFFh	B8000h to BFFFFh
SA24	1	1	0	0	0	Χ	Х	Х	180000h to 18FFFFh	C0000h to C7FFFh
SA25	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh	C8000h to CFFFFh
SA26	1	1	0	1	0	Χ	Х	Χ	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA27	1	1	0	1	1	Χ	Х	Χ	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA28	1	1	1	0	0	Χ	Х	Χ	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA29	1	1	1	0	1	Χ	Х	Χ	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA30	1	1	1	1	0	Χ	Х	Χ	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA31	1	1	1	1	1	0	Х	Χ	1F0000h to 1F7FFFh	F8000h to FBFFFh
SA32	1	1	1	1	1	1	0	0	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA33	1	1	1	1	1	1	0	1	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA34	1	1	1	1	1	1	1	Χ	1FC000h to 1FFFFFh	FE000h to FFFFFh

Table 8 Sector Address Table (MBM29F160BE)

Sector	ector								((0) (1) (1)	
Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	0	0	Х	00000h to 03FFFh	00000h to 01FFFh
SA1	0	0	0	0	0	0	1	0	04000h to 05FFFh	02000h to 02FFFh
SA2	0	0	0	0	0	0	1	1	06000h to 07FFFh	03000h to 03FFFh
SA3	0	0	0	0	0	1	0	Х	08000h to 0FFFFh	04000h to 07FFFh
SA4	0	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA5	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA6	0	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA7	0	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA8	0	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA9	0	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA10	0	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA11	0	1	0	0	0	Х	Х	Χ	80000h to 8FFFFh	40000h to 47FFFh
SA12	0	1	0	0	1	Х	Х	Χ	90000h to 9FFFFh	48000h to 4FFFFh
SA13	0	1	0	1	0	Х	Х	Χ	A0000h to AFFFFh	50000h to 57FFFh
SA14	0	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA15	0	1	1	0	0	Х	Х	Χ	C0000h to CFFFFh	60000h to 67FFFh
SA16	0	1	1	0	1	Χ	Х	Χ	D0000h to DFFFFh	68000h to 6FFFFh
SA17	0	1	1	1	0	Χ	Х	Χ	E0000h to EFFFFh	70000h to 77FFFh
SA18	0	1	1	1	1	Χ	Х	Χ	F0000h to FFFFFh	78000h to 7FFFFh
SA19	1	0	0	0	0	Х	Х	Χ	100000h to 1FFFFh	80000h to 87FFFh
SA20	1	0	0	0	1	Х	Х	Х	110000h to 11FFFFh	88000h to 8FFFFh
SA21	1	0	0	1	0	Х	Х	Χ	120000h to 12FFFFh	90000h to 97FFFh
SA22	1	0	0	1	1	Х	Х	Χ	130000h to 13FFFFh	98000h to 9FFFFh
SA23	1	0	1	0	0	Χ	Х	Χ	140000h to 14FFFFh	A0000h to A7FFFh
SA24	1	0	1	0	1	Χ	Х	Χ	150000h to 15FFFFh	A8000h to 8FFFFh
SA25	1	0	1	1	0	Х	Х	Χ	160000h to 16FFFFh	B0000h to B7FFFh
SA26	1	0	1	1	1	Х	Х	Χ	170000h to 17FFFFh	B8000h to BFFFFh
SA27	1	1	0	0	0	Х	Х	Χ	180000h to 18FFFFh	C0000h to C7FFFh
SA28	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh	C8000h to CFFFFh
SA29	1	1	0	1	0	Х	Х	Х	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA30	1	1	0	1	1	Х	Х	Х	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA31	1	1	1	0	0	Х	Х	Χ	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA32	1	1	1	0	1	Х	Х	Χ	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA33	1	1	1	1	0	Х	Х	Х	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA34	1	1	1	1	1	Х	Х	Χ	1F0000h to 1FFFFFh	F8000h to FFFFFh

Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	64 Kbytes or 32 Kwords	00000h to 0FFFFh	00000h to 07FFFh
SA1	64 Kbytes or 32 Kwords	10000h to 1FFFFh	08000h to 0FFFFh
SA2	64 Kbytes or 32 Kwords	20000h to 2FFFFh	10000h to 17FFFh
SA3	64 Kbytes or 32 Kwords	30000h to 3FFFFh	18000h to 1FFFFh
SA4	64 Kbytes or 32 Kwords	40000h to 4FFFFh	20000h to 27FFFh
SA5	64 Kbytes or 32 Kwords	50000h to 5FFFFh	28000h to 2FFFFh
SA6	64 Kbytes or 32 Kwords	60000h to 6FFFFh	30000h to 37FFFh
SA7	64 Kbytes or 32 Kwords	70000h to 7FFFFh	38000h to 3FFFFh
SA8	64 Kbytes or 32 Kwords	80000h to 8FFFFh	40000h to 47FFFh
SA9	64 Kbytes or 32 Kwords	90000h to 9FFFFh	48000h to 4FFFFh
SA10	64 Kbytes or 32 Kwords	A0000h to AFFFFh	50000h to 57FFFh
SA11	64 Kbytes or 32 Kwords	B0000h to BFFFFh	58000h to 5FFFFh
SA12	64 Kbytes or 32 Kwords	C0000h to CFFFFh	60000h to 67FFFh
SA13	64 Kbytes or 32 Kwords	D0000h to DFFFFh	68000h to 6FFFFh
SA14	64 Kbytes or 32 Kwords	E0000h to EFFFFh	70000h to 77FFFh
SA15	64 Kbytes or 32 Kwords	F0000h to FFFFFh	78000h to 7FFFFh
SA16	64 Kbytes or 32 Kwords	100000h to 10FFFFh	80000h to 87FFFh
SA17	64 Kbytes or 32 Kwords	110000h to 11FFFFh	88000h to 8FFFFh
SA18	64 Kbytes or 32 Kwords	120000h to 12FFFFh	90000h to 97FFFh
SA19	64 Kbytes or 32 Kwords	130000h to 13FFFFh	98000h to 9FFFFh
SA20	64 Kbytes or 32 Kwords	140000h to 14FFFFh	A0000h to A7FFFh
SA21	64 Kbytes or 32 Kwords	150000h to 15FFFFh	A8000h to AFFFFh
SA22	64 Kbytes or 32 Kwords	160000h to 16FFFFh	B0000h to B7FFFh
SA23	64 Kbytes or 32 Kwords	170000h to 17FFFFh	B8000h to BFFFFh
SA24	64 Kbytes or 32 Kwords	180000h to 18FFFFh	C0000h to C7FFFh
SA25	64 Kbytes or 32 Kwords	190000h to 19FFFFh	C8000h to CFFFFh
SA26	64 Kbytes or 32 Kwords	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA27	64 Kbytes or 32 Kwords	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA28	64 Kbytes or 32 Kwords	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA29	64 Kbytes or 32 Kwords	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA30	64 Kbytes or 32 Kwords	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA31	32 Kbytes or 16 Kwords	1F0000h to 1F7FFFh	F8000h to FBFFFh
SA32	8 Kbytes or 4 Kwords	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA33	8 Kbytes or 4 Kwords	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA34	16 Kbytes or 8 Kwords	1FC000h to 1FFFFFh	FE000h to FFFFFh

MBM29F160TE Top Boot Sector Architecture

Sector	Sector Size	(×8) Address Range	(× 16) Address Range
SA0	16 Kbytes or 8 Kwords	00000h to 03FFFh	00000h to 01FFFh
SA1	8 Kbytes or 4 Kwords	04000h to 05FFFh	02000h to 02FFFh
SA2	8 Kbytes or 4 Kwords	06000h to 07FFFh	03000h to 03FFFh
SA3	32 Kbytes or 16 Kwords	08000h to 0FFFFh	04000h to 07FFFh
SA4	64 Kbytes or 32 Kwords	10000h to 1FFFFh	08000h to 0FFFFh
SA5	64 Kbytes or 32 Kwords	20000h to 2FFFFh	10000h to 17FFFh
SA6	64 Kbytes or 32 Kwords	30000h to 3FFFFh	18000h to 1FFFFh
SA7	64 Kbytes or 32 Kwords	40000h to 4FFFFh	20000h to 27FFFh
SA8	64 Kbytes or 32 Kwords	50000h to 5FFFFh	28000h to 2FFFFh
SA9	64 Kbytes or 32 Kwords	60000h to 6FFFFh	30000h to 37FFFh
SA10	64 Kbytes or 32 Kwords	70000h to 7FFFFh	38000h to 3FFFFh
SA11	64 Kbytes or 32 Kwords	80000h to 8FFFFh	40000h to 47FFFh
SA12	64 Kbytes or 32 Kwords	90000h to 9FFFFh	48000h to 4FFFFh
SA13	64 Kbytes or 32 Kwords	A0000h to AFFFFh	50000h to 57FFFh
SA14	64 Kbytes or 32 Kwords	B0000h to BFFFFh	58000h to 5FFFFh
SA15	64 Kbytes or 32 Kwords	C0000h to CFFFFh	60000h to 67FFFh
SA16	64 Kbytes or 32 Kwords	D0000h to DFFFFh	68000h to 6FFFFh
SA17	64 Kbytes or 32 Kwords	E0000h to EFFFFh	70000h to 77FFFh
SA18	64 Kbytes or 32 Kwords	F0000h to FFFFFh	78000h to 7FFFFh
SA19	64 Kbytes or 32 Kwords	100000h to 10FFFFh	80000h to 87FFFh
SA20	64 Kbytes or 32 Kwords	110000h to 11FFFFh	88000h to 8FFFFh
SA21	64 Kbytes or 32 Kwords	120000h to 12FFFFh	90000h to 97FFFh
SA22	64 Kbytes or 32 Kwords	130000h to 13FFFFh	98000h to 9FFFFh
SA23	64 Kbytes or 32 Kwords	140000h to 14FFFFh	A0000h to A7FFFh
SA24	64 Kbytes or 32 Kwords	150000h to 15FFFFh	A8000h to AFFFFh
SA25	64 Kbytes or 32 Kwords	160000h to 16FFFFh	B0000h to B7FFFh
SA26	64 Kbytes or 32 Kwords	170000h to 17FFFFh	B8000h to BFFFFh
SA27	64 Kbytes or 32 Kwords	180000h to 18FFFFh	C0000h to C7FFFh
SA28	64 Kbytes or 32 Kwords	190000h to 19FFFFh	C8000h to CFFFFh
SA29	64 Kbytes or 32 Kwords	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA30	64 Kbytes or 32 Kwords	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA31	64 Kbytes or 32 Kwords	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA32	64 Kbytes or 32 Kwords	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA33	64 Kbytes or 32 Kwords	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA34	64 Kbytes or 32 Kwords	1F0000h to 1FFFFFh	F8000h to FFFFFh

MBM29F160BE Bottom Boot Sector Architecture

■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29F160TE/BE has two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC} - t_{OE} time.) When reading out a data without changing addresses after power-u, it is necessary to input hardware reset or change \overline{CE} pin from "H" to "L".

Standby Mode

There are two ways to implement the standby mode on the MBM29F160TE/BE devices. One is by using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $V_{\text{CC}} \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μA max. During Embedded Algorithm operation, V_{CC} Active current (I_{CC2}) is required even $\overline{\text{CE}}$ = "H". The device can be read with standard access time (I_{CE}) from either of these standby modes.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with the $\overline{\text{RESET}}$ input held at Vss \pm 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current consumed is less than 5 μ A max. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires true of wake up time before outputs are valid for read access.

In the standby mode, the outputs are in the high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output Disable

If the $\overline{\text{OE}}$ input is at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high-impedance state.

Autoselect

The Autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. The intent is to allow programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors. (See Tables 6.1 and 6.2.) This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 and A_6 (A_{-1}). (See Table 2 or Table 3.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F160TE/BE is erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in Table 8, Command Definitions.

Byte 0 ($A_0 = V_{IL}$) represents the manufacture's code (Fujitsu = 04h) and byte 1 ($A_0 = V_{IH}$) represents the device identifier code (MBM29F160TE = D2h and MBM29F160BE = D8h for x 8 mode; MBM29F160TE = 22D2h and MBM29F160BE = 22D8h for x 16 mode). These two bytes/words are given in the Tables 6.1 and 6.2. All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the Autoselect, A_1 must be V_{IL} . (See Tables 6.1 and 6.2.)

Write

Device erasure and programming are accomplished via the command register. The command register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs later, while data is latched on the rising edge of \overline{CE} or \overline{WE} pulse, whichever occurs first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Write Protect (WP)

The write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID} . If the system asserts V_{IL} on the $\overline{\text{WP}}$ pin, the device disables program and erase functions in the "outermost" 16K byte boot sectors independently of whether this sector was protected or unprotected using the method described in "Sector / Sector Block Protection and Unprotection". The outmost 16K byte boot sector is the sector containing the lowest addresses in a bottom-boot-configured devices, or the sector containing the highest addresses in a top-boot-configured device.

If the system asserts V_{IH} on the $\overline{\text{WP}}$ pin, the devices reverts to whether the outmost 16K byte boot sector was last set to be protected or unprotected. That is, sector protection or unprotection for this sector depends on whether it was last protected or unprotected using the method describe in "Sector / Sector Block Protection and Unprotection".

Sector Protection

The MBM29F160TE/BE features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 34). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), \overline{CE} = V_{IL} and A_6 = V_{IL} . The sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) should be set to the sector to be protected. Tables 7 and 8 define the sector address for each of the thirty five (35) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See figures 16 and 24 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ $_0$ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 and A_6 are DON'T CARES. Address locations with A_1 = V_{IL} are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} in byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses pins (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) represents the sector address will produce a logical "1" at DQ₀ for a protected sector. See Tables 6.1 and 6.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29F160TE/BE devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. Refer to Figures 17 and 24.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in an improper sequence will reset the device to the read mode. Table 4 defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₀ to DQ₇ and DQ₈ to DQ₁₅ bits are ignored.

Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The device will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory contents occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufactures and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the last command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for \times 16 (XX02h for \times 8) retrieves the device code (MBM29F160TE = D2h and MBM29F160BE = D8h for \times 8 mode; MBM29F160TE = 22D2h and MBM29F160BE = 22D8h for \times 16 mode). (See Tables 6.1 and 6.2.)

All manufactures and device codes will exhibit odd parity with DQ7 defined as the parity bit.

The sector state (protection or unprotection) will be indicated by address XX02h for ×16 (XX04h for ×8).

Scanning the sector addresses (A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) while (A_{6} , A_{1} , A_{0}) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode verification on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register and, also to write the Autoselect command during the operation, by executing it after writing the Read/Reset command sequence.

Byte/Word Programming

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of the last \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. (See Figures 6 and 7.)

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the device return to the read mode and addresses are no longer latched. (See Table 5, Hardware Sequence Flags.) Therefore, the device requires that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 19 illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase™ Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. (Preprogram Function.) The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read mode. (See Figure 8.)

Figure 20 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After a time-out of 50 μ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing six-bus cycle operations on Table 4. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μs from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command(s). If another falling edge of the \overline{WE} occurs within the 50 μs time-out window the timer is reset. Monitor DQ3 to determine if the sector erase timer window is still open. (See section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 34).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations. (See Figure 8.)

The automatic sector erase begins after the 50 μs time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ7 is "1" (See Write Operation Status section) at which time the device returns to the read mode. \overline{Data} polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time] \times Number of Sector Erase.

Figure 20 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/ \overline{BY} output pin, \overline{Data} polling of DQ_7 , or the Toggle Bit (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

1. Fast Mode

MBM29F160TE/BE has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 25 Extended algorithm.) The V_{CC} active current is required even $\overline{CE} = V_{IH}$ during Fast Mode.

2. Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to the Figure 25 Extended algorithm.)

3. CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ_8 to DQ_{15}) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register.

Write Operation Status

Table 9 Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ ₅	DQ₃	DQ ₂
	Embedde	d Program Algorithm	DQ ₇	Toggle	0	0	1
Embedde		d/Erase Algorithm	0	Toggle	0	1	Toggle
In Progress	_	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
iii rogroco	Erase Suspend Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ ₇	Toggle *1	0	0	1 *2
	Embedde	d Program Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedde	d/Erase Algorithm	0	Toggle	1	1	N/A
Time Limits		spend Program se Suspended Sector)	DQ ₇	Toggle	1	0	N/A

^{*1:} Performing successive read operations from any address will cause DQ6 to toggle.

Notes: • DQ₀ and DQ₁ are reserve pins for future use.

DQ₄ is Fujitsu internal use only.

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

DQ₇

Data Polling

The MBM29F160TE/BE device features \overline{Data} Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the devices will produce the complement of the data last written to DQ_7 . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ_7 . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ_7 output. The flowchart for \overline{Data} Polling (DQ_7) is shown in Figure 21.

For chip erase and sector erase, $\overline{\text{Data}}$ Polling is valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six-write pulse sequence. $\overline{\text{Data}}$ Polling must be performed at a sector address within any of the sectors being erased and not at a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F160TE/BE data pins (DQ7) may change asynchronously while the output enable ($\overline{\text{OE}}$) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Program Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 to DQ6 may be still invalid. The valid data on DQ0 to DQ7 will be read on successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See Figure 9 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29F160TE/BE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data can be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the sixwrite pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See Figure 10 and Figure 22 for the Toggle Bit I timing specifications and diagrams.

DQ₅

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Tables 2 and 3.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

DQ_3

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If \overline{Data} Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by \overline{Data} Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent sector erase command. If DQ₃ is high on the second status check, the command may not have been accepted.

See Table 9: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This Toggle Bit II, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ₂ to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ₂ to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at DQ₂.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase Suspend Read (Erase Suspended Sector)	1	1	Toggle
Erase-Suspend Program	ŪQ ₇	Toggle *1	1 *2

Table 10 Toggle Bit Status

For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.) See also Table 10 and Figure 18.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

^{*1:} Performing successive read operations from any address will cause DQ6 to toggle.

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

RY/BY

Ready/Busy Pin

The MBM29F160TE/BE provides a RY/ \overline{BY} open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/ \overline{BY} pin is low, the devices will not accept any additional program or erase commands. If the MBM29F160TE/ \overline{BE} is placed in an Erase Suspend mode, the RY/ \overline{BY} output will be high.

During programming, the RY/ \overline{BY} pin is driven low after the rising edge of the fourth \overline{WE} pulse. During an erase operation, the RY/ \overline{BY} pin is driven low after the rising edge of the sixth \overline{WE} pulse. The RY/ \overline{BY} pin will indicate a busy condition during the \overline{RESET} pulse. See Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset Pin

The MBM29F160TE/BE device may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least t_{RP} in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode t_{READY} after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the device requires an additional t_{RH} before it allows read access. When the \overline{RESET} pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the \overline{RESET} pulse. Refer to Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) will need to be erased again before they can be programmed.

Byte/Word Configuration

The $\overline{\text{BYTE}}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F160TE/BE device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ₁₅/A₋₁ pin becomes the lowest address bit and DQ₈ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₇ and DQ₈ to DQ₁₅ bits are ignored. Refer to Figures 13 and 14 for the timing diagrams.

Data Protection

The MBM29F160TE/BE is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequence.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 3.2 V (typically 3.7 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 3.2 V.

If the Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) will need to be erased again prior to programming.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not change the command registers.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to read mode on power-up.

Table 11 Common Flash Memory Interface Code

Description	A ₀ to A ₆	DQ₀ to DQ₁₅
Query-unique ASCII string "QRY"	10h 11h 12h	0051h 0052h 0059h
Primary OEM Command Set 2h: AMD/FJ standard type	13h 14h	0002h 0000h
Address for Primary Extended Table	15h 16h	0040h 0000h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h
Vcc Min. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Bh	0045h
Vcc Max. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Ch	0055h
V _{PP} Min. voltage	1Dh	0000h
V _{PP} Max. voltage	1Eh	0000h
Typical timeout per single byte/ word write 2 ^N μs	1Fh	0004h
Typical timeout for Min. size buffer write 2 ^N μs	20h	0000h
Typical timeout per individual block erase 2 ^N ms	21h	000Ah
Typical timeout for full chip erase 2 ^N ms	22h	0000h
Max. timeout for byte/word write 2 ^N times typical	23h	0005h
Max. timeout for buffer write 2 ^N times typical	24h	0000h
Max. timeout per individual block erase 2 ^N times typical	25h	0004h
Max. timeout for full chip erase 2 ^N times typical	26h	0000h
Device Size = 2 ^N byte	27h	0015h
Flash Device Interface description	28h 29h	0002h 0000h
Max. number of byte in multi-byte write = 2 ^N	2Ah 2Bh	0000h 0000h
Number of Erase Block Regions within device	2Ch	0004h
Erase Block Region 1 Information	2Dh 2Eh 2Fh 30h	0000h 0000h 0040h 0000h

Description	A ₀ to A ₆	DQ₀ to DQ₁₅
Erase Block Region 2 Information	31h 32h 33h 34h	0001h 0000h 0020h 0000h
Erase Block Region 3 Information	35h 36h 37h 38h	0000h 0000h 0080h 0000h
Erase Block Region 4 Information	39h 3Ah 3Bh 3Ch	001Eh 0000h 0000h 0001h
Query-unique ASCII string "PRI"	40h 41h 42h	0050h 0052h 0049h
Major version number, ASCII	43h	0031h
Minor version number, ASCII	44h	0030h
Address Sensitive Unlock 0 = Required 1 = Not Required	45h	0000h
Erase Suspend 0 = Not Supported 1 = To Read Only 2 = To Read & Write	46h	0002h
Sector Protect 0 = Not Supported X = Number of sectors in per group	47h	0001h
Sector Temporary Unprotect 00 = Not Supported 01 = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank 2 00h = Not Supported	4Ah	0000h
Burst Mode Type 00h = Not Supported	4Bh	0000h
Page Mode Type 00h = Not Supported	4C	0000h
V _{ACC} Min.(Acceleration) Supply 00h = Not Supported D7-4: volt, D3-0: 100 mvolt	4Dh	0000h
V _{ACC} Max.(Acceleration) Supply 00h = Not Supported D7-4: volt, D3-0: 100 mvolt	4Eh	0000h
Boot Type 02h = MBM29F160BE 03h = MBM29F160TE	4Fh	00XXh

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Farameter	Symbol	Min.	Max.	Onit
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with Respect to Ground All pins except A ₉ , OE, RESET *1	VIN, VOUT	-2.0	+7.0	V
A ₉ , OE and RESET *2	Vin	-2.0	+14.0	V
Power Supply Voltage *1	Vcc	-2.0	+7.0	V

^{*1:} Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Val	Unit		
Farameter		Symbol	Min.	Max.	Oilit
Ambient Temperature	(55)	TA	-20	+70	°C
Ambient Temperature	(70/90)	IA	-40	+85	°C
Dower Supply Voltage	(55)	\/	+4.75	+5.25	V
Power Supply Voltage	(70/90)	Vcc	+4.50	+5.50	V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} Minimum DC input voltage on A₉, \overline{OE} and \overline{RESET} pins are -0.5 V. During voltage transitions, A₉, \overline{OE} and \overline{RESET} pins may negative overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} and \overline{RESET} pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} - V_{CC}) do not exceed 9 V.

■ MAXIMUM OVERSHOOT/UNDERSHOOT







■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Dougnoston	Courada a l	Canditiana	Va	Value			
Parameter	Symbol	Conditions	Min.	Max.	Unit		
Input Leakage Current	lu	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max.	-1.0	+1.0	μΑ		
Output Leakage Current	ILO	Vout = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μΑ		
A ₉ , OE, RESET Inputs Leakage Current	Ішт	Vcc = Vcc Max., A ₉ , OE, RESET = 12.5 V	_	50	μА		
Vcc Active Current *1	laa.	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ Byte		40	mA		
vcc Active Current	Icc1	f = 5 MHz Word		50	mA		
Vcc Active Current *2	Icc2	CE = VIL, OE = VIH	_	60	mA		
V. Current (Standby)	1	Vcc = Vcc Max., \overline{CE} = V _{IH} ,	_	1	mA		
Vcc Current (Standby)	Іссз	$V_{CC} = V_{CC} Max., \overline{CE} = V_{CC} \pm 0.3 V,$ $\overline{RESET} = \overline{WP} = V_{CC} \pm 0.3 V$	_	5	μА		
Vcc Current (Standby, RESET)	Icc4	Vcc = Vcc Max., RESET = V _{IL}	_	1	mA		
vec current (Standby, RESET)	ICC4	Vcc=Vcc Max., RESET=Vss ± 0.3 V	<i>'</i>	5	μА		
Input Low Level	VIL	_	-0.5	0.8	V		
Input High Level	Vih	_	2.0	Vcc + 0.5	V		
Voltage for Autoselect, Sector Protection and Temporary Sector Unprotection (A ₉ , OE, RESET) *3	VID	_	11.5	12.5	V		
Output Low Voltage Level	Vol	IoL = 5.8 mA, Vcc = Vcc Min.	_	0.45	V		
Output High Voltage Level	V _{OH1}	Iон = -2.5 mA, Vcc = Vcc Min. 2.4		_	V		
Output High Voltage Level	V _{OH2}	Іон = –100 μА	Vcc- 0.4	_	V		
Low Vcc Lock-Out Voltage	VLKO	_	3.2	4.2	V		

^{*1:} The lcc current listed includes both the DC operating current and the frequency dependent component.

Note: Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

^{*2:} lcc active while Embedded Erase or Embedded Program is in progress.

^{*3:} $(V_{ID} - V_{CC})$ do not exceed 9 V.

2. AC Characteristics

• Read Only Operations Characteristics

Parameter	Symbol		Toot Sotup			Unit		
Parameter	JEDEC	Standard	Test Setup		55 *1	70 *1	90 *2	Unit
Read Cycle Time	tavav	t RC	_	Min.	55	70	90	ns
Address to Output Delay	tavqv	tacc	CE = V _{IL} OE = V _{IL}	Max.	55	70	90	ns
Chip Enable to Output Delay	t ELQV	t ce	ŌE = Vı∟	Max.	55	70	90	ns
Output Enable to Output Delay	t glqv	t oe	_	Max.	30	30	40	ns
Chip Enable to Output High-Z	t ehqz	t DF	_	Max.	20	20	20	ns
Output Enable to Output High-Z	t ghqz	t DF	_	Max.	20	20	20	ns
Output Hold Time From Address, CE or OE, Whichever Occurs First	taxqx	tон	_	Min.	0	0	0	ns
RESET Pin Low to Read Mode	_	t READY	_	Max.	20	20	20	μs
CE or BYTE Switching Low or High	_	telfl telfh	_	Max.	5	5	5	ns


*1:

Output Load: 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0 V or 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V *2:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.45 V or 2.4 V Timing measurement reference level

Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



C_L = 100 pF including jig capacitance (MBM29F160TE90, MBM29F160BE90)

Figure 4 Test Conditions

• Write (Erase/Program) Operations

Write (Erase/Program)				Value									
Parameter		Sy	mbol		55			70		90			Unit
		JEDEC	Standard	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Write Cycle Time		tavav	t wc	55			70	_	_	90	_	_	ns
Address Setup Time		tavwl	t as	0			0	_		0		_	ns
Address Hold Time		twlax	tан	45			45			45		_	ns
Data Setup Time		t _{DVWH}	t DS	30			30	_	_	45		_	ns
Data Hold Time		twhox	tон	0			0			0		_	ns
Output Enable Setup Time		_	toes	0		_	0	_	_	0		_	ns
Output Read				0			0			0		_	ns
Enable Hold Time Toggle and Data	Polling	_	t oeh	10			10	—		10	—	_	ns
Read Recover Time Before	Write	t GHWL	t GHWL	0			0	_	_	0	_	_	ns
Read Recover Time Before Write (OE High to CE Low)		t GHEL	t GHEL	0	_	_	0	_	_	0	_	_	ns
CE Setup Time		t ELWL	t cs	0			0			0		_	ns
WE Setup Time		twlel	tws	0			0	_	_	0		_	ns
CE Hold Time		twheh	tсн	0			0	_	_	0		_	ns
WE Hold Time		t EHWH	twн	0			0			0		_	ns
Write Pulse Width		tww	twp	35			35			45		—	ns
CE Pulse Width		teleh	t cp	35			35	_		45		_	ns
Write Pulse Width High		twhwl	t wph	20			20	_	_	20	_	_	ns
CE Pulse Width High		t ehel	t cph	20			20			20		_	ns
Programming Operation	Byte	t whwh1	t whwh1		8			8			8	_	116
Programming Operation	Word	LVVHVVH1	LVVHVVH1		16			16			16	_	μs
Sector Erase Operation *1		t whwh2	t whwh2	1			1		—	1		_	s
Delay Time from Embedded Enable	Output		t eoe	_	_	30		_	30	_	_	40	ns
Vcc Setup Time		_	tvcs	50			50			50		_	μs
Voltage Transition Time *2		_	t vlht	4	_		4	—	—	4	_	_	μs
Write Pulse Width *2			twpp	100			100	_	_	100	_	_	μs
OE Setup Time to WE Active *2		_	toesp	4			4	_		4		_	μs
CE Setup Time to WE Active *2		_	t csp	4			4	—		4		_	μs
Recover Time From RY/BY		_	tпв	0			0	—		0		_	ns
RESET Hold Time Before R	ead	_	t RH	50			50			50		_	ns
Program/Erase Valid to RY/ Delay	BY	_	t BUSY	—	—	55	—	—	70	—	—	90	ns

(Continued)

(Continued)


	Sv	mbol	Value									
Parameter	Symbol		55		70			90			Unit	
	JEDEC	Standard	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
BYTE Switching Low to Output High-Z	_	t FLQZ	_	_	30	_	_	30	_	_	40	ns
BYTE Switching High to Output Active	_	t fhqv	30	_	_	30	_		40	_		ns
Rise Time to V _{ID} *2	_	tvidr	500			500			500			ns
RESET Pulse Width	_	t RP	500			500	_	_	500		_	ns


^{*1:} This does not include the preprogramming time.


^{*2:} This timing is for Sector Protection operation.


■ TIMING DIAGRAM

• Key to Switching Waveforms










Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations





Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at word address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations


































■ FLOW CHART

















■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
Parameter	Min.	Тур.	Max.	Unit	Comments	
Sector Erase Time	_	1	8	s	Excludes preprogramming time prior to erasure	
Byte Programming Time	_	8	150	116	Excludes system-level over-	
Word Programming Time	_	16	200	μs	head	
Chip Programming Time	_	16.8	40	S	Excludes system-level over head	
Erase/Program Cycle	100,000		_	cycle	_	

■ TSOP (I) PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	6	7.5	pF
Соит	Output Capacitance	V _{OUT} = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	7.5	9	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz


■ ORDERING INFORMATION

Standard Products


Fujitsu standard products are available in several packages. The order number is formed by a combination of:



■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353

Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Koroa

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0106

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.